/********************************************************************************/
/** DMA: Store all ADC1 channel results into an array in RAM via DMA           **/
/********************************************************************************/
/** DMA gets triggered when the ADC1 sequence is completed.                    **/
/** All 8 ADC1 channels are read and then stored into an array in RAM via DMA. **/
/********************************************************************************/
