/********************************************************************************/
/** SCU: Pll XTAL setting                                                      **/
/********************************************************************************/
/** Set PLL to 20MHz by using an 8MHz XTAL and check frequency at P0.4         **/
/** => fSYS = P0.4 value * Clock Out Divider (/ 2 [if 50% of DC checked])      **/
/********************************************************************************/
